يند الم

W

form with your communication to applicant.

U.S. Department of Commerce, Patent and Trademark Office						Application No.: 09/654,643					
INFORMATION DISCLOSURE STATEMENT BY APPLICANT						Filing date: September 5, 2000 Inventors: Pak Shing Chau exal. Group Art Unit: Examiner name: Attorney Docket No. RA-19 Contact Co					
Examiner name:											
, sé	9				Attorney	Docket No. I	RA-19 Cons	00,			
WEMARK				Data de Danas de	-			₹600			
*Examiner	<u> </u>	Document	·	Patent Documents			Filing	Date,			
Initial		Number	Date	Name	Class	Subclass	If Appropr:				
£-3	AA	6,067,319	5/23/00	Copeland	375	232	_				
/1	AB	6,101,223	8/8/00	Betts	375	261	·				
	AC										
	AD										
	AE										
	AF										
	AG										
	АН										
	AI										
·	AJ										
	AK		<u> </u>								
			Forei	gn Patent Documents							
							Transla	tion			
		Document	Date	Country	Class	Subclass	Yes	No			
	AL										
_, <u> </u>	AM										
	AN										
	1			or, Title, Date, Per							
æ.h	AO	A Gigabit Transceiver Chip Set for UTP CAT6 Cables in Digital CMOS Technology, Azadet et al., 2000 IEEE International Solid State Circuits Conference, pp. 306-307.									
£.15	AP (A Scalable 32Gb/s Parallel Data Transceiver with On-chip Timing Calibration Circuits, Yang et al., 2000 IEEE International Solid State Circuits Conference, pp. 258-259.									
//	AQ ~	Modulation schemes for high bit rate data transmission in the loop plant, URL-http://www.bib.fh-lippe.de/volltext/dipl/schlegel/chapter4.html, 29 pages, printed 4/19/01.									
-	AR										
Examiner	3	36	Date Consi	dered 9/15/0	, 5		· · · · · · ·				
609; Draw	ling th	l f reference rough citation mmunication to	if not in c	whether or not cita onformance and not	ation is in considered.	conformance Include co	with MPE	P s			

	<u> </u>	at of Comm. e,	12 Oct 4112	Filing date: September 5, 2000						
SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT BY						Inventors: Pak Shing Chau et al				
SUPPLE	EMENTA	L INFORMATION APPL	DISCLOSURE	STATEMENT BY						
A TPAD SMACK						Group Art Unit: 2631				
LOW-LATENCY EQUALIZATION IN MULTI-LEVEL, MULTI-LINE COMMUNICATION SYSTEMS						Examiner name:				
					Attorney	Docket No.	RA-194			
an one en			U.S.	Patent Documents	_					
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing IA	Date iate		
EB.	AA	5,295,157	03/15/94	Suzuki et al.	375	11	FFA	SV		
11.	AB	5,917,856	06/29/99	Torsti	375	231 EC/	1011	(
tt		6,061,395	05/09/00	Tonami	375	232	ODY C-	<0 02		
<u></u>	AC	6,222,380	04/24/01	Gerowitz et al.	326	38	75 A A Conte	726-		
11	AD	09/770,406	08/02/01	Hedburg			01/29/0	1		
ti	AE	09/745,988	08/23/01	Bonneau et al.			12/21/0			
	AF	09/858,760	09/06/01	Azazzi et al.			05/15/0	1		
<u>।।</u> ।।	AG	09/201,114	09/11/01	Hasegawa et al.		+	09/11/0	1		
11	AH	09/795,811	09/13/01	Govindarajan et			09/13/0	1		
g	AI			al			 			
<u> </u>	AJ					 				
	AK	<u> </u>					1.			
			Foreig	n Patent Documents			1			
	ı						Translation			
		Document	Date	Country	Class	Subclass	Yes	-		
	AL									
	AM							<u> </u>		
	AN			1						
	-			or, Title, Date, Per						
i p	AO	Kuczynski et al., "A 1 Mb/s Digital Subscriber Line Transceiver Signal Proccesser", 1993 IEEE International Solid State Circuit Conference.								
11	AP (S. D. Cova et al., "Characterization of Individual Weights in Transversal Filters and Application to CCD's" IEEE Journal of Solid-State Circuits, Vol. SC-17, No.6, December 1982.								
	AQ	Dally et al., "Multi-Gigabit Signaling with CMOS", May 12, 1997.								
(1	 	A. Fiedler et al., "A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis", 1997 IEEE International Solid State Circuit Conference and Slideset.								
-	AR,	Slideset.								
((AR ,	Slideset.	Date Consid	dered 9/15/	03					